
TetraFET


D2220UK




ROHS COMPLIANT METAL GATE RF SILICON FET

MECHANICAL DATA







SO8 PACKAGE

PIN 1 – SOURCE	PIN 5 – SOURCE
PIN 2 – DRAIN	PIN 6 – GATE
PIN 3 – DRAIN	PIN 7 – GATE
PIN 4 – SOURCE	PIN 8 – SOURCE

P

4.57

SOUR	CE		PIN 8 – SOI	JRCE
Dim.	mm	Tol.	Inches	Tol.
A	4.06	±0.08	0.160	±0.003
В	5.08	±0.08	0.200	±0.003
С	1.27	±0.08	0.050	±0.003
D	0.51	±0.08	0.020	±0.003
E	3.56	±0.08	0.140	±0.003
F	4.06	±0.08	0.160	±0.003
G	1.65	±0.08	0.065	±0.003
н	0.76	+0.25	0.030	+0.010
	0.70	-0.00	0.030	-0.000
J	0.51	Min.	0.020	Min.
J	1.02	Max.	0.040	Max.
K	45°	Max.	45°	Max.
L	0°	Min.	0°	Min.
	7°	Max.	7°	Max.
М	0.20	±0.08	0.008	±0.003
N	2.18	Max.	0.086	Max.

±0.08

0.180

FEATURES

- SIMPLIFIED AMPLIFIER DESIGN
- SUITABLE FOR BROAD BAND APPLICATIONS
- VERY LOW C_{rss}
- SIMPLE BIAS CIRCUITS
- LOW NOISE
- HIGH GAIN 10 dB MINIMUM

APPLICATIONS

• HF/VHF/UHF COMMUNICATIONS from 1 MHz to 2 GHz

ABSOLUTE MAXIMUM RATINGS (T_{case} = 25°C unless otherwise stated)

±0.003

P _D	Power Dissipation	17.5W
BV _{DSS}	Drain – Source Breakdown Voltage	40V
BV _{GSS}	Gate – Source Breakdown Voltage	±20V
I _{D(sat)}	Drain Current	4A
T _{stg}	Storage Temperature	–65 to 150°C
Тj	Maximum Operating Junction Temperature	200°C

Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use. Semelab encourages customers to verify that datasheets are current before placing orders.

Semelab plc. Telephone +44(0)1455 556565. Fax +44(0)1455 552612. E-mail: sales@semelab.co.uk Website: http://www.semelab.co.uk



D2220UK

ELECTRICAL CHARACTERISTICS (T_{case} = 25°C unless otherwise stated)

	Parameter	Test	Conditions	Min.	Тур.	Max.	Unit
BVaca	Drain-Source	$V_{GS} = 0$	I _D = 10mA	40			V
BV _{DSS}	Breakdown Voltage	VGS – 0	ID - IOUIA	40			v
	Zero Gate Voltage	V - 12 5V	/)/ _ 0			2	mA
IDSS	Drain Current	V _{DS} = 12.5∖	$V V_{GS} = 0$			Z	ШA
I _{GSS}	Gate Leakage Current	$V_{GS} = 20V$	$V_{DS} = 0$			1	μΑ
V _{GS(th)}	Gate Threshold Voltage*	I _D = 10mA	$V_{DS} = V_{GS}$	0.5		7	V
9 _{fs}	Forward Transconductance*	V _{DS} = 10V	I _D = 0.4A	0.36			S
G _{PS}	Common Source Power Gain	$P_{O} = 5W$		10			dB
η	Drain Efficiency	V _{DS} = 12.5∖	/ I _{DQ} = 0.2A	40			%
VSWR	Load Mismatch Tolerance	f = 1GHz		20:1			_
C _{iss}	Input Capacitance	$V_{DS} = 0V$	$V_{GS} = -5V f = 1MHz$			24	pF
C _{oss}	Output Capacitance	V _{DS} = 12.5V	$V_{GS} = 0$ f = 1MHz			20	pF
C _{rss}	Reverse Transfer Capacitance	V _{DS} = 12.5V	$V_{GS} = 0$ f = 1MHz			2	pF

* Pulse Test: Pulse Duration = 300 μs , Duty Cycle $\leq 2\%$

THERMAL DATA

R _{THj-case} Thermal Resistance Junction – Case Max. 6°C / W

Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use. Semelab encourages customers to verify that datasheets are current before placing orders.